(19)日本国特許庁 (JP)

(12) 公開特許公報(A)

(11)特許出願公開番号 特開2002-135095 (P2002-135095A)

(43)公開日 平成14年5月10日(2002.5.10)

(51) Int.Cl.7	識別記号	F I	テーマコート*(参考)
H03K 17/00		H03K 17/00	E 5J012
H01P 1/15		H01P 1/15	5 J 0 5 5
H 0 3 K 17/693		H 0 3 K 17/693	. А

審査請求 未請求 請求項の数4 OL (全 7 頁)


		母互的水 水的水 的水头V数 4 OL (主 / 具)
(21)出願番号	特顧2000-326674(P2000-326674)	(71) 出願人 000156950
		関西日本電気株式会社
(22) 出願日	平成12年10月26日(2000.10.26)	滋賀県大津市晴嵐2丁目9番1号
		(72)発明者 濱瀬 清二
		滋賀県大津市晴嵐2丁目9番1号 関西日
		本電気株式会社内
		Fターム(参考) 5J012 BA03 BA04
		5J055 AX11 AX21 AX56 BX04 BX17
		CX03 CX24 DX13 DX16 DX24
	•	DX25 DX44 DX61 DX72 DX83
		EY01 GX01 GX05
		,

(54) 【発明の名称】 I Cスイッチ

(57)【要約】

【課題】 従来のICスイッチには以下の問題があった。共通な第1端子と第2,第3端子間の接続を、それぞれに直列接続された接合型のFETのON/OFFにより切換えるICスイッチでは、ゲート電流Igが小さいためゲート電圧VGとピンチオフ電圧VPとの差が少なく信号(交流波形)が入力されたときON動作中のFETをAC的にOFFさせてしまうことがあり挿入損失が生じた。

【解決手段】 ICスイッチ11は、入力端子INと第1出力端子OUT1間の第1伝送経路A1と、入力端子INと第2出力端子OUT2間の第2伝送経路A2に、それぞれ例えば3個の接合型のFET1~3、4~6を直列接続し、入力端子INを抵抗R1を介して接地している。この抵抗R1は入力端子INへの信号が最大時にON側のFETの制御電圧VCHipsと入力端子INの電位の差がピンチオフ電圧VPより大きくなる抵抗値に設定した抵抗R1である。



【特許請求の範囲】

【請求項1】共通の第1端子と第2端子および第3端子 の間にそれぞれ接合型のFETを接続し、各FETを交 互にON、OFF動作させ第1端子と第2端子および第 3端子との間を開閉制御するICスイッチにおいて、上 記共通の第1端子を抵抗を介して接地し、この抵抗の抵 抗値を第1端子への信号が最大時にON動作中のFET のゲート電位と第1端子の電位との電位差がFETのピ ンチオフ電圧より大きくなるように設定したことを特徴 とするICスイッチ。

【請求項2】第1端子を入力端子,第2端子および第3 端子を出力端子とする1入力2出力型であることを特徴 とする請求項1に記載のICスイッチ。

【請求項3】前記接合型のFETはガリウムヒ素FET であることを特徴とする請求項1 に記載のICスイッ

【請求項4】前記FETが複数個、直列接続されたこと を特徴とする請求項1に記載のICスイッチ。

【発明の詳細な説明】

[0001]

【発明の属する技術分野】本発明は共通な第1端子と第 2, 第3端子間の接続を接合型のFETにより切換える ICスイッチに関する。

[発明の詳細な説明]

[0002]

【従来の技術】移動体通信等に用いられる送受信等の髙 周波信号の切換用スイッチは低挿入損失及び髙出力が要 求され、異なる周波数の信号を切換えるためのスイッチ では広帯域特性も要求される。このようなスイッチとし て携帯電話の受信切換えに用いるICスイッチについて 30 説明する。

【0003】図3は従来の1入力2出力型のICスイッ チの構成を示す等価回路図であり、図4は接合型のFE TのID-VG特性とRF信号による入出力端子の電圧 の変動との関係を示す説明図である。

【0004】図3に示すICスイッチ10(図中の一点 鎖線で囲んだ部分)は、入力端子INと第1出力端子O UT1間の第1伝送経路A1と、入力端子INと第2出 力端子OUT2間の第2伝送経路A2に、それぞれ例え ば3個の接合型のFET1~3,4~6を直列に接続し ている。また、入力端子IN,第1出力端子OUT1, 第2出力端子OUT2はICスイッチ10外部にあるア ンテナANT,RF信号を処理する後段の第 1 処理回路 RX1、第2処理回路RX2にそれぞれ接続している。 FET1~6は例えばディプレッション形のnチャンネ ル形ガリウムヒ素接合型FETであり、ゲート電圧VG がピンチオフ電圧VPに対してVP<VGの範囲でドレ インとソース間は低インピーダンスとなりONになり、 VG<VPの範囲でドレインとソース間は高インピーダ ンスとなりOFFになる。ここで複数のFETを直列接 50 ゲート電流Igの流れは上記と反対になるだけであるの

続しているのはRF信号に対する耐電力性を向上させる ためである。

【0005】次に、ICスイッチ10の機能と動作につ いて説明する。FET1~3は第1制御電圧VC1でO N/OFF制御され、また、FET4~6は第2制御電 圧VC2でON/OFF制御される。第1制御電圧VC 1と第2制御電圧VC2とは相補的に印加され、FET 1~3がONのときFET4~6はOFFとなり、FE T1~3がOFFのときFET4~6はONとなり第1 10 伝送経路A1または第2伝送経路A2のいずれか一方が 導通する。

【0006】FET1~3がON, FET4~6がOF Fの場合、アンテナANTからのRF信号は導通状態の 第1伝送経路A1を経由して第1処理回路RX1に流れ る。FET4~6はOFFであるため第2伝送経路A2 には流れない。このときの各部の電圧について説明す る。例えば、FET1~6のピンチオフ電圧VP=-0.5V,順方向電圧VF=0.3Vとし、制御電圧V $C_{H,i,g,h} = +2.7V, VC_{L,o,g} = 0V$ (通常、消 20 費電力を節約するためLow側は制御電圧をOVとす る。) とすると、FET1~3には第1制御電圧VC1 =+2. 7V (VC_{H i g h}) が印加されており、FE T 4 ~ 6 は第 2 制御電圧V C 2 = 0 V (V C L 。 ▼)と なっている。このとき入力端子INの電位は、第1制御 電圧VC1と順方向電圧VFとの差で+2.4V(VC _{нівь} -VF=2. 7V-0. 3V) となる。この入 力端子 I Nの電位(+ 2. 4 V)とF E T 1 ~ 3 または FET4~6の制御電圧VC1, VC2との差がゲート 電圧VGであり、との場合、FET1~3のゲート電圧 VGは+0.3V(2.7V-2.4V)となりピンチ オフ電圧VPである-0.5Vよりも大きいためFET $1 \sim 3$ はONとなる。 $FET4 \sim 6$ のゲート電圧VGは -2.4V(0V-2.4V)となりピンチオフ電圧V Pである-0.5Vよりも小さいためOFFとなる。O N側のFET1~3のゲート電流Ig(図3中に破線矢 印で記載)は高電位のFET1~3から低電位のFET 4~6に向かって流れようとするがFET4~6はOF Fであるため微少なリーク電流しか流れない。また、O N側のFET1~3のゲート電圧VG(+0.3V)と ピンチオフ電圧VP (-0.5V) の差は0.8 Vであ りRF信号による入力端子INの電位の変動はこの範囲 まで許容できる。尚、OFF側のFET4~6に対して は、この電位の変動は3個のFETを直列に接続してい るため3分の1に低減される。

【0007】これとは逆に、FET1~3がOFF, F ET4~6がONである場合、RF信号は導通状態の第 2伝送経路A2を経由して第2処理回路RX2に流れ る。FET1~3はOFFであるため第1伝送経路A1 にはRF信号は流れない。各部の電圧とFET4〜6の で説明を省略する。

【0008】図4に一例として示すように、RF信号は交流波形であり入力端子INの電位を増加または減少させる方向に変動させる。入力端子INの電位はON側のFETのゲート電圧VGを決める一方の電位であるため、これが変動するとゲート電圧VGが変動しビンチオフ電圧VPに対する余裕が増減することになる。すなわち、RF信号が最大時には入力端子INの電位とON側のFETの制御電圧の差(ゲート電圧VG)は最少となりピンチオフ電圧VPとの余裕が最も少なくなる。図中10には入力端子INの電位の変動の一部でゲート電圧VGがピンチオフ電圧VPより低くなる場合を示す。

[0009]

【発明が解決しようとする課題】従来のICスイッチには以下の問題があった。共通な第1端子と第2、第3端子間の接続を、それぞれに直列接続された接合型のFETのON/OFFにより切換えるICスイッチにおいて、ゲート電流Igが小さいためゲート電圧VGとピンチオフ電圧VPとの差が少なく信号(交流波形)が入力されたとき信号の一部においてON動作中のFETをA 20 C的にOFFさせてしまうことがあり挿入損失が生じた。本発明の目的は、信号(交流波形)に対するON動作中のFETの動作を安定させ挿入損失が生じることがないようにすることである。

【0010】一方、特開平11-46101号公報(先行技術)には図3において入力端子INに抵抗を介して基準電位を供給し、各FETにキャパシタとインダクタの並列共振回路を接続することによって送信時の大入力信号でも出力の歪みを抑えることができるICスイッチが開示されている。しかしながら、先行技術に開示されるにてスイッチは有効動作周波数が並列共振回路によって限定されるため、この技術を広い周波数範囲で信号の切換えを行なう図3に示すICスイッチに直ちに適用することは出来なかった。

[0011]

【課題を解決するための手段】本発明は、上記課題を解決するために提案されたもので、共通の第1端子と第2端子および第3端子の間にそれぞれ接合型のFETを接続し、各FETを交互にON、OFF動作させ第1端子と第2端子および第3端子との間を開閉制御するICス 40イッチにおいて、第1端子を抵抗を介して接地し、この抵抗の抵抗値を第1端子への信号が最大時にON動作中のFETのゲート電位と第1端子の電位との電位差がFETのピンチオフ電圧より大きくなるように設定したことを特徴とするICスイッチである。

[0012]

【発明の実施の形態】以下、本発明のICスイッチの一例を図1、2を用いて説明する。図1は1入力2出力型のICスイッチの構成を示す等価回路図であり、図2はFETのID-VG特性の一例とRF信号による入出力 50

端子の電圧の変動との関係を示す説明図である。図3, 4と同じ部分には同じ番号を付し説明を省略する。図1 に示す I C スイッチ 1 1 (図中の一点鎖線で囲んだ部 分)は、第1端子としての入力端子INと第2端子とし ての第1出力端子OUT1間の第1伝送経路A1と、入 力端子INと第3端子としての第2出力端子OUT2間 の第2伝送経路A2に、それぞれ例えば3個の接合型の FET1~3、4~6を直列に接続し、入力端子INを 抵抗R1を介して接地している。この抵抗R1は入力端 子INへのRF信号が最大時においてもON側のFET の制御電圧と入出力端子の電位との差がピンチオフ電圧 VPより大きくなる抵抗値に設定した抵抗R1である。 すなわち、この抵抗R1を通してゲート電流Igを増加 させ入力端子INの電位を下げゲート電圧VGとピンチ オフ電圧VPとの差を大きくしFETのON動作を安定 させるように設定する。尚、このとき入力端子INの電 位を下げてもOFF側のFETに対しては3個のFET を直列接続しているため1個のFETに対してはON側 のFETの場合に比べて3分の1の電圧変動となり、ビ ンチオフ電圧VPに対して充分余裕がありRF信号の一 部でOFF側のFETをONさせることはない。

【0013】次に、ICスイッチ11の機能と動作について説明する。FET1~3は第1制御電圧VC1で、FET4~6は第2制御電圧VC2でON/OFF制御される。第1制御電圧VC1と第2制御電圧VC2とは相補的に印加され、FET1~3がONのときFET4~6はOFFとなり、FET1~3がOFFのときFET4~6はONとなり第1伝送経路A1または第2伝送経路A2のいずれか一方が導通する。

【0014】次に、RF信号の流れをFET1~3がO N, FET4~6がOFFの場合について説明する。逆 の状態(FET1~3がOFF, FET4~6がONで ある場合)についてはRF信号は第2伝送経路A2を流 れ、各部の電圧、FET4~6のゲート電流 I gの流れ は下記の状態と反対になるだけであるので説明を省略す る。アンテナANTからのRF信号は導通状態の第1伝 送経路A1を経由して第1処理回路RX1に流れる。同 時に抵抗R1側にも若干流れるが抵抗R1は数十kQで あり、FETのON抵抗が数Ωであるため無視できるレ ベルの損失である。FET4~6はOFFであるため第 2伝送経路A2には流れない。このときの各部の電圧に ついて説明する。例えば、FET1~6のピンチオフ電 **圧VP=-0.5V**, 順方向電圧VF=0.3Vとし、 制御電圧VCH: * = +2.7V, VC; * = 0 V (通常、消費電力を節約するためLow側は制御電圧を OVとする。)とすると、FET1~3には第1制御電 **圧VC1=+2.7V(VCHish)が印加されてお** り、FET4~6は第2制御電圧VC2=0V(VC こ。 ひとなっている。ゲート電流 「g(図1中に破線) 矢印で記載)は高電位のFET1~3から低電位のFE

T4~6及び接地された抵抗R1を通して流れる。FE T4~6はOFFであるため微少なリーク電流しか流れ ないが抵抗R1を適切な値に設定することでゲート電流 Igを増加させられ、入力端子 INの電位を所望の電位 に下げゲート電圧VGとピンチオフ電圧VPの差をコン トロールできる。

【0015】図2に一例として示すように、RF信号は 交流波形であり入力端子INの電位を増加または減少さ せる方向に変動させるが、抵抗R1を介してゲート電流 Igを流すことで入力端子 INの電位を所望の電位まで 下げON側のFETの制御電圧との差(ゲート電圧V G) を大きくしRF信号が最大時においてもピンチオフ 電圧VPより大きくするためON側のFETをAC的に OFFさせたりすることがない。例えば、接地された抵 抗R1(数十kΩ)によりゲート電流Igを増加させ入 力端子INの電位を+2.0Vに下げるとON側のFE Tのゲート電圧VGは制御電圧+2.7V(VC

ні г h)と入力端子INの電位(+ 2.0V)との差 (2. 7 V - 2. 0 V = + 0. 7 V) となりピンチオフ 電圧VP(-0.5V)との電圧差(1.2V)を大き 20 くできる。これによりRF信号による入力端子INの電 位の変動に対する許容範囲を増加させることができる。 このときOFF側のFETのゲート電圧VGは制御電圧 (VCL。▼=0V) と入力端子INの電位(+2.0 V) との差(0 V‐2.0 Ⅴ=‐2.0 Ⅴ)でピンチオ フ電圧VP(-0.5V)に対して十分な余裕(1.5 V)を維持できている。

【0016】尚、上記では第1端子を入力端子とし第 2, 3端子を出力端子とした1入力2出力型で説明した

が、これに限るものではなく各端子はそれぞれ入力、出 30 R1 抵抗

力、入出力のいずれであってもよい。また、FET1~*

*6はnチャンネル形で説明したがpチャンネル形であっ てもよい。ただし、制御電圧のかけ方はn チャンネル形 の場合と反対になる。また、複数のFETとして3個の FETを直列接続した場合で説明したがFETの個数は これに限るものではなく多いほど耐圧は増加することは 言うまでもない。

[0017]

【発明の効果】以上のように本発明のICスイッチは、 共通な第1端子を所定の値に設定した抵抗を介して接地 することで第1端子の電位を所望の電位にし信号による 第1端子の電位の変動に対してFETのON動作を安定 させてやることができる。これにより1入力2出力型の 移動体通信等に用いられる受信信号を切換えるスイッチ I Cでは、挿入損失の増大を防止できる。接合型のFE Tとしては、高速で髙周波帯域で動作するガリウムヒ素 FETがよい。また、FETを複数個、直列接続する と、耐電力性がアップするとともに信号による電位の変 動はOFF状態の直列接続されたFETの個数で除した 値になり、OFF状態のFETのゲート電圧VGとピン チオフ電圧VPの差を大きくしOFF動作を安定させて やることができる。


【図面の簡単な説明】

【図1】本発明のICスイッチの構成を示す等価回路図 【図2】本発明のICスイッチを構成するFETのID V G特性の説明図


【図3】従来のICスイッチの構成を示す等価回路図 【図4】従来のICスイッチを構成するFETのID-VG特性の説明図

【符号の説明】


【図1】












【図4】



VGとVPの差が少なく入力増子の 電位の変動に対して余裕がない。



Also published as:

以S200205144

Original document

IC SWITCH

Patent number:

JP2002135095

Publication date:

2002-05-10

Inventor:

HAMASE SEIJI

Applicant:

KANSAI NIPPON ELECTRIC

Classification:

- international:

H03K17/00; H01P1/15; H03K17/693

- european:


Application number: JP20000326674 20001026 Priority number(s): JP20000326674 20001026

View INPADOC patent family

Report a data en

Abstract of JP2002135095

PROBLEM TO BE SOLVED: To solve the problem of generation of an insertion loss in a conventional IC switch for switching connection between a common 1st terminal and a 2nd terminal or a 3rd terminal by the on/off of junction type FETs connected to respective terminals in series because a gate current Ig is small, the difference between a gate voltage VG and a pinch off voltage VP is reduced, and an FET in onoperation may be turned off like an AC frequency when a signal (of an AC waveform) is inputted. SOLUTION: In the IC switch 11, three junction type FETs 1 to 3, and 4 to 6, respectively, e.g. are connected in series to a 1st transmission route A1 between an input terminal IN and 1st output terminal OUT1 and to a 2nd transmission route A2 between the input terminal IN and a 2nd output terminal OUT2, and the input terminal IN is grounded through a resistor R1. The resistor R1 is set up to a resistance value capable of increasing a potential difference between the control voltage VCHigh of the on-side FET and the input terminal IN to a level larger than the pinch off voltage VP when a signal inputted to the input terminal IN is maximum.



Data supplied from the esp@cenet database - Worldwide

Description of corresponding document: US2002051444

BACKGROUND OF THE INVENTION
[0001] 1. Field of the Invention
[0002] The present invention relates to a switch circuit.

[0003] 2. Description of the Related Art

[0004] Each transceiver employed in mobile communications includes a switch circuit for switching an input path from :

an output path of high-frequency signals.

[0005] The switch circuit includes FETs (Field Effect Transistors) in the input and output paths, to open or close the path respectively The switch circuit activates either FETs arranged in the input path or FETs arranged in the output path, and inactivates the other one FET, thereby to switch the path from one to another through which high-frequency signals flow [0006] In the case where a large amplitude signal is input to the above switch circuit the FETs may undesirably be opera as to deteriorate the waveform of their output signals.

[0007] In a switch circuit disclosed in Unexamined Japanese Patent Application KOKAI Publication Ser. No. H11-4610 prevent the deterioration in the waveform of output signals when a large amplitude signal is input to the switch circuit, a inductor and a capacitor are connected in parallel with each other between the source and drain of each FET.

[0008] However, the frequency of input signals, which can be effected by the structure including the inductor and capaci being connected with each other, is limited by a resonance circuit including an inductor and a capacitor. In other words, signal has the frequency which is not in a frequency range to be limited by the resonance circuit, the waveform of output may be deteriorated. Hence, a problem is that the technique disclosed in Unexamined Japanese Patent Application KOK Publication Ser. No. H11-46101 can not be adapted for those switch circuits handling signals in a wide range of frequence [0009] The entire contents of Unexamined Japanese Patent Application KOKAI Publication Ser. No. H11-46101 are incorporated herein by reference.

SUMMARY OF THE INVENTION

[0010] The present invention has been made in consideration of the above. It is accordingly an object of the present inve provide a switch circuit which operates stably regardless of the signal frequency.

[0011] In order to achieve the above object, according to the first aspect of the present invention, there is provided a swit circuit comprising;

[0012] a first transistor which is connected between a first terminal and a second terminal,

[0013] a second transistor which is connected between the first terminal and a third terminal; and

[0014] a resistor one end of which is connected to the first terminal and other end of which is grounded, and

[0015] wherein either the first transistor or the second transistor is controlled to be ON, and

[0016] the resistor has a resistance value which is set at such a value that a difference between a gate voltage of the first transistor or second transistor being ON and a pinch-off voltage of the first transistor or second transistor being ON is se than an amplitude of a potential of the first terminal which varies by a signal flowing to the first terminal.

[0017] According to this invention, there can he provided a switch circuit is stably operated regardless of the frequency of signal flowing to the first terminal.

[0018] In the switch circuit;

[0019] the first transistor may include a plurality of transistors which are connected with each other in series between the terminal and the second terminal; and

[0020] the second transistor include a plurality of transistors which are connected with each other in series between the f terminal and the third terminal.

[0021] In the switch circuit,

[0022] each of the first transistor and the second transistor may be a junction-type Field Effect Transistor which is forme gallium arsenic.

[0023] In the switch circuit:

[0024] the resistor may be a variable resistor; and

[0025] the switch circuit may further include

[0026] a measurement circuit which measures the amplitude of the potential of the first terminal, and

[0027] a control circuit which sets a resistance value of the resistor in accordance with the amplitude measured by the measurement circuit.

BRIEF DESCRIPTION OF THE DRAWINGS

[0028] The object and other objects and advantages of the present invention will become more apparent upon reading of following detailed description and the accompanying drawings in which:

[0029] FIG. 1 is a diagram showing an equivalent circuit of an IC switch according to an embodiment of the present inve [0030] FIG. 2 is a diagram showing the relationship between the ID-VG characteristics of an FET included in the IC swi FIG. 1 and the potential variation of an input terminal upon reception of an RF signal, in the case where the resistance va resistor included in the IC switch of FIG. 1 is infinite;

[0031] FIG. 3 is a diagram showing the relationship between the ID-VG characteristics of the FET included in the IC sw FIG. 1 and the potential variation of the input terminal upon reception of an RF signal, in the case where the resistance v the resistor included in the IC switch of FIG. 1 is several ten k[Omega]; and

[0032] FIG. 4 is a diagram showing another structure of the IC switch according to the embodiment of the present invent

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

[0033] An IC switch according to an embodiment of the present invention will now be depicted with reference to the accompanying drawings.

[0034] FIG. 1 shows an equivalent circuit of an IC switch 11 according to this embodiment.

[0035] The IC switch 11 includes a resistor R1 and a plurality of FETs (Field Effect Transistors). In FIG. 1, the IC switci includes six FETs 1 to 6, for example. Each of the FETs 1 to 6 is an n-channel junction-type FET which is formed of gal arsenic.

[0036] The IC switch 11 has an input terminal IN, the first output terminal OUT1, the second output terminal OUT2, the control terminal VC1 and the second control terminal VC2.

[0037] The FETs 1, 2 and 3 are connected in series along the first path A1 between the input terminal IN and the first out terminal OUT1. The gate of each of the FETs 1, 2 and 3 is connected to the first control terminal VC1. The FETs 1, 2 and operate in accordance with a control voltage supplied from a control circuit CR connected to the first control terminal VI [0038] The FETs 4, 5 and 6 are connected in series along the second path A2 between the input terminal IN and the second path A2 between the input terminal IN and the second control terminal OUT2. The gate of each of the FETs 4, 5 and 6 is connected to the second control terminal VC2. The FE and 6 operate in accordance with a control voltage supplied from a control circuit CR connected to the second control terminal VC2.

[0039] The control voltage to be applied to the gate of each of the FETs 1, 2 and 3 and the control voltage to be applied to FETs 4, 5 and 6 are complementary to each other. Specifically, in the case where the control voltage to be applied to each FETs 1, 2 and 3 is at a high level, the control voltage to be applied to each of the FETs 4, 5 and 6 is at a low level. On the in the case where the control voltage to be applied to each of the FETs 1, 2 and 3 is at a low level, the control voltage to applied to each of the FETs 4, 5 and 6 is at a high level. In this structure, then, either one of the first path A1 and the second is in a conductive state.

[0040] An antenna ANT is connected to the input terminal IN, and the first processing circuit RX1 is connected to the fu output terminal OUT1, and the second processing circuit RX2 is connected to the second output terminal OUT2.

[0041] RF (Radio Frequency) signals are transmitted between the antenna ANT and the first processing circuit RX1 or b the antenna ANT and the second processing circuit RX2, respectively through the first path A1 or the second path A2. [0042] The first processing circuit RX1 executes a predetermined signal process for RF signals (high-frequency signals) supplied from the antenna ANT. Otherwise, the first processing circuit RX1 sends RF signals for which a predetermined process is done, to the antenna ANT.

[0043] The second processing circuit RX2 executes a predetermined signal process for RF signals supplied from the ante ANT. Otherwise, the second processing circuit RX2 sends RF signals for which a predetermined signal process is done, antenna ANT.

[0044] One end of the resistor R1 is connected to the input terminal IN, and the other end thereof is grounded. The resist value of the resistor R1 is set at such a value that a difference between the gate voltage VG of the FET and the pinch-off thereof is larger than the amplitude of the RF signals, as will more specifically be explained later. In this structure, those 2 and 3 or FETs 4, 5 and 6 which are ON will not be OFF upon reception of an RF signal.

[0045] Functions and operations of the IC switch 11 according to the embodiment of the present invention will now be described.

[0046] Explanations will now be made to the IC switch 11, particularly in the case where the FETs 1, 2 and 3 are ON an FETs 4, 5 and 6 are OFF. Now, let it be assumed that the potential (VCHigh) of the first control terminal VC1 is +2.7V, potential (VCLow) of the second control terminal VC2 is 0V, the forward voltage VF of each of the FETs 1, 2 and 3 is + and the pinch-off voltage VP of each of the FETs 1 to 6 is -0.5V.

[0047] In the case where the resistance value of the resistor R1 is infinite, the potential of the input terminal IN is +2.4V is obtained by subtracting the forward voltage VF (=+0.3V) from the potential (VCHigh=+2.7V) of the first control term VC1. In other words, the gate voltage VG of each of the FETs 1, 2 and 3 is +0.3V which is obtained by subtracting the p (+2.4V) or the input terminal IN from the potential (VCHigh=+2.7V) of the first control terminal VC1. In this manner, the voltage (=+0.3V) of each of the FETs 1, 2 and 3 is greater than the pinch-off voltage VP (=-0.5V), resulting in that the F and 3 are ON.

[0048] In the case where the resistance value of the resistor R1 is infinite, the gate voltage VG of each of the FETs 4, 5 a 2.4V which is obtained by subtracting the potential (+2.4V) of the input terminal IN from the potential (VCLow=0V) of second control terminal VC2. In this manner, the gate voltage (=-2.4V) of each of the FETs 4, 5 and 6 is smaller than the off voltage VP (-0.5V), resulting in that the FETs 4, 5 and 6 are OFF.

[0049] In the above circumstances, if an RF signal flows to the input terminal IN, the potential of the input terminal IN v an amount corresponding to the amplitude of the RF signal as shown in FIG. 2. Upon this, the gate voltage VG of each of FETs 1, 2 and 3 varies by an amount corresponding to the amplitude of the RF signal. For example, in the case where the amplitude of the RF signal is +1.0V, the potential of the input terminal IN varies in a range from +1.4V to +3.4V, and the voltage VG of each of the FETs 1, 2 and 3 varies in a range from -0.7V to -1.3V. In this case, as illustrated in FIG. 2A, to voltage VG of each of the FETs 1, 2 and 3 may be lower than their pinch-off voltage VP. Hence, any of those FETs 1, 2 which is ON may periodically be OFF.

[0050] Because the FETs 4, 5 and 6 are connected with each other in series, the effect of the potential variation is divide three, so that one third of the effect is delivered to each of the FETs 4, 5 and 6. In other words, the variation of the gate v VG of each of the FETs 4, 5 and 6 is one third the variation of the gate voltage VG of each of the FETs 1, 2 and 3. Thus, those FETs 4, 5 and 6 which is OFF will not be ON upon reception of the RF signal.

[0051] If the resistance value of the resistor R1 is set at such a value that a difference between the gate voltage VG of ea FETs 1, 2 and 3 and its pinch-off voltage VP is greater than the amplitude of the RF signal, i.e. the amplitude of potentia input terminal IN which varies upon reception of the RF signal, the above-described potential variation of the input term can be prevented from having an effect on the FETs 4, 5 and 6,

[0052] Gate current IG flows in a direction from high-potential points to low-potential points. Specifically, in this case, t current IG flows from the FETs 1, 2 and 3 to the FETs 4, 5 and 6 and the resistor R1 (in the directions denoted by broker shown in FIG. 1).

[0053] The gate current IG flowing to the FETs 4, 5 and 6 is very little, because the FETs 4, 5 and 6 are OFF.

[0054] The amount of gate current IG flowing to the resistor R1 may vary depending on the resistance value of the resist Hence, if the resistance value of the resistor R1 is adjusted, the potential of the input terminal IN can be adjusted. Specif the lower the resistance value becomes, the gate current IG, flowing to the resistor R1 gets greater and the potential of th

[0055] In the case where the resistance value of the resistor R1 is set at several ten k[Omega], e.g. within a range from 30 k[Omega], the potential of the input terminal IN will approximately be +2.0V. In the case where the potential of the input terminal IN is set at +2.0V, the gate voltage VG of each of the FETs 1, 2 and 3 is +0.7V. Hence, the difference between voltage VG and pinch-off voltage VP is +1.2V. This difference is greater than the amplitude (+1.0V) of the RF signal, as in FIG. 3. Thus, the FETs 1, 2 and 3 will not be OFF by the effect of the potential variation of the input terminal IN. [0056] In the case where the resistance value of the resistor R1 is several ten k[Omega], the gate voltage VG of each of t 4, 5 and 6 is -2.0V which can be obtained by subtracting the potential (+2.0V) of the input terminal IN from the potentia (VCLow=0V) of the second control terminal VC2. Since the gate voltage VG (-2.0V) is smaller than the pinch-off voltage 0.5V), each of the FETs 4, 5 and 6 will be OFF.

[0057] In this case as well, as shown in FIG. 3, the effect of the potential variation of the input terminal IN is divided int so that only one third of the effect is delivered to each of the FETs 4, 5 and 6. The variation of the gate voltage VG of ea the FETs 4, 5 and 6 is one third of the variation of the gate voltage VG of each of the FETs 1, 2 and 3. Thus, each of the

5 and 6 which is being OFF will not be ON upon reception of the RF signal.

[0058] If the resistance value of the resistor R1 is set at a value which is sufficiently larger than the resistance value (sev [Omega]) of each of the activated FETs 1, 2 and 3, i.e. at several ten k[Omega], only a very small amount of RF signal c to the resistor R1, and hence resulting in only negligible loss of RF signal.

[0059] The functions and operations of the IC switch 11 in the case where the FETs 1, 2 and 3 are OFF and the FETs 4, are ON are substantially the same as the above, except that the FETs 1, 2 and 3 are switched to the FETs 4, 5 and 6. [0060] As explained above, the input terminal IN is grounded through the resistor R1, and the resistance value of the res is adjusted, thereby stably operating the IC switch 11. Since the operations of the IC switch 11 is stably operated by the 1

R1, the switch circuit 11 can stably process signals in a wide range of frequency band

[0061] As illustrated in FIG. 4, the IC switch 11 may include a variable resistor R2 in place of the resistor R1, and may f has a measurement circuit 7 and a control circuit 8. The measurement circuit 7 measures the variation width of the poten the input terminal IN or the amplitude of the RF signals flowing to the input terminal IN. The control circuit 8 includes a decoder, etc., and sets the resistance value of the variable resistor R2 in accordance with the variation width of the potent amplitude measured by the measurement circuit 7. In this structure, the resistance value of the variable resistor R2 can be changed in accordance with the variable width of the potential of the input terminal IN or the amplitude of the RF signal hence realizing the IC switch 11 which can stable be operated even upon reception of R1 signals with various amplitude: [0062] Each of the FETs 1 to 6 may be a p-channel FET instead of an n-channel FET. It is preferred that each of the FET be formed of gallium arsenic so as to operate in a high frequency band at a high rate.

[0063] The number of the FETs is not limited to six. The more the number of the FETs being connected with each other becomes, the less the potential variation of the input terminal IN has an effect on the FETs being OFF. Thus, the more th number of FETs being connected with each other in series, the more the IC switch11 becomes stably operable.

[0064] Various embodiments and changes may be made thereonto without departing from the broad spirit and scope of t invention. The above-described embodiment is intended to illustrate the present invention, not to limit the scope of the p invention. The scope of the present invention is shown by the attached claims rather than the embodiment. Various modifications made within the meaning of an equivalent of the claims of the invention and within the claims are to be re

to be in the scope of the present invention. [0065] This application is based on Japanese Patent Application Ser. No. 2000-326674 filed on Oct. 26, 2000, and include specification, claims, drawings and summary. The disclosure of the above Japanese Patent Application is incorporated his reference in its entirety.

Data supplied from the esp@cenet database - Worldwide

Claims of corresponding document: US2002051444

What is claimed is:

1. A switch circuit comprising; a first transistor which is connected between a first terminal and a second terminal; a second transistor which is connected between said first terminal and a third terminal; and a resistor one end of which is connected to said first terminal and other end of which is grounded, and wherein either said first transistor or said second transistor is controlled to be ON, and said resistor has a resistance value which is set at such a value that a difference between a gate voltage of said first transi second transistor being ON and a pinch-off voltage of the first transistor or second transistor being ON is set greater than amplitude of a potential of said first terminal which varies by a signal flowing to said first terminal.

2. The switch circuit according to claim 1, wherein: said first transistor includes a plurality of transistors which is connected with each other in series between said first term said second terminal; and said second transistor includes a plurality of transistors which is connected with each other in series between said first te and said third terminal.

- 3. The switch circuit according to claim 2, wherein each of said first transistor and said second transistor is a junction-tyl Effect Transistor which is formed or gallium arsenic.
- 4. The switch circuit according to claim 1, wherein: said resistor is a variable resistor; and said switch circuit further includes a measurement circuit which measures the amplitude of the potential of said first terminal, and a control circuit which sets a resistance value of said resistor in accordance with the amplitude measured by said measur circuit.

Data supplied from the esp@cenet database - Worldwide

THIS PAGE BLANK (USPTO)